This paper contains detailed descriptions and circuitry of some modules and supporting hardware for the FASTBUS System developed at SLAC. A fast slave-
INTRODUCTION
The electronics described in this paper were designed to support the FASTBUS prototype program at SLAC. A general description of the Memory Module can be found in "Design of a FASTBUS Programmable Sequencer Module and Memory Module," discussion of the running performance can be found in "A FASTBUS Demonstration System," both in this same journal. This paper will then be more concerned with detailed comments on the design of the Memory Module, and general description of the remaining three modules.
It should be noted, however, that since these modules were designed and built some changes in the protocol have been made. These changes, when appropriate, will be pointed out in the paper.
MEMORY MODULE ("PRIMO")
The Memory Module is a slave module that performs all the appropriate FASTBUS protocol functions. Two separate buses (IN and OUT) on the AD lines are used, with positive logic implementation. Originally two other configurations (a single bidirectional bus and a negative internal logic bus) were taken into consideration; however the one implemented was found easier to design from a hardware point of view, faster in speed, and requiring fewer IC's to be used.
Separate Parity circuits are used on the IN-BUS (Parity Check) and OUT-BUS (Parity Generate). Although only one circuit can be used (on the IN-BUS) for both Parity Check and Generate, two separate circuits are used to gain speed and to prevent any ambiguity during a read cycle when Parity is Generated. The use of two separate registers instead of one (NTA) was found interesting in order to give the two spaces complete symmetry, save at least one register, and simplify the hardware for block transfer implementation. The only drawback is that the content of these registers may be lost with the next Address cycle according to the protocol. This problem was solved as will be seen later.
The Memory Module uses both Data and Control Space, the two spaces being completely symmetric: i.e., two cycle operation (Address -Data) or three cycle operation (Address -Extended Address -Data) are possible in both spaces. From Fig. 1 this symmetry can be seen where PAR in Control Space replaces MAR in Data space, and the four registers plus the address decoder replace the Memory. The only difference here is in the Read-Out Circuitry. In control space, AND gates controlled by the read lines from the decoder are used due to the fact that Block Transfer in Control Space was not of much interest at this stage; while in Data space the use of a Data Out Register was necessary in order to achieve proper timing in block transfer. From Fig. 3 it can be seen that without this Register during Block-Transfer Hand-Shake Read cycle it is necessary to skip the first clock pulse in order to preserve the data on the AD lines until DS changes, then the MAR should be advanced on the leading edge (corresponding to a DS transition) of the clock pulse, while in a write cycle the MAR is advanced on the trailing edge of the same pulse (the leading edge has been used to write into the memory). The use of the Out-Register removes this timing oddity. The leading edge of the pulse is now used to strobe the Data into the register while the trailing edge advances the MAR in conformity with the write cycle.
The Memory Module can be addressed in all three modes: Georgraphical, Logical and Broadcast, in accordance with the Work Format of Fig. 2 . The implementation is shown in Fig. 4 . The following features should be noted: the status of the control lines CB and NH (in the new protocol called respectively CLO and CL1) at Address Time should be preserved and therefore is stored in registers, fixing for the entire operation the space to be accessed in the later cycles. During Geographic addressing bit 7 of the AD lines controls the automatic reset of the IA registers, so that information contained in the MAR or PAR is not lost, if so desired. The same result can be achieved in Logical Addressing with bit 3 (NLD) of Control Register (Reg. 2) in Control Space. Figure 5 shows the implementation of the AS-AK lock and the DS-DK response. The double path on the DS-DK response (Normal and Delayed) is to speed up the response during normal operation, due to the fact that extra time delay is involved during a read cycle with Parity Generation (the extra delay is 10 nsec). Figure 6 shows the schematic and timing diagram of the clock generation for the IA's. Of particular interest is the use of the double edge triggered One- This FASTBOX (Fig. 7) This is a two-part system (Fig. 9) ("U-2") .Zr,.s
